CUSTOMER NO.: 27623 Application Number Docket Number (Optional) **FORM PTO-1449** 10/635,198 US 20 02 1052-2 OIP INFORMATION DISCLOSURE CITATION Applicant Rolf HARJUNG FEB 2 0 2007 Filing Date **Group Art Unit** /se several sheets if necessary) 2125 August 6, 2003 U. S. PATENT DOCUMENTS FILING DATE IF **EXAMINER APPROPRIATE CLASS SUBCLASS** DATE NAME INITIAL DOCUMENT NUMBER FOREIGN PATENT DOCUMENTS Translation CLASS SUBCLASS YES NO COUNTRY **DOCUMENT** DATE NUMBER OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, Etc.) Arunachalam, Ravishankar et al. "CMOS Gate Delay Models for General RLC Loading". 6 Proceedings of the 1997 International conference on Computer Design (ICCD '97), 0-8186-8206-X/97, 1997 IEEE, pp. 1-7. Dartu, Florentin et al. "A Gate-Delay Model for High-Speed CMOS Circuits". 31st ACM/IEEE (0) Design Automation Conference, pp. 576-580, 1994. 10 DATE CONSIDERED **EXAMINER** EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance

and not considered. Include copy of this form with next communication to the applicant.

Sheet 1 of 1